EPC2619 – Enhancement Mode Power Transistor

 V_{DS} , 100 V $R_{DS(on)}$, 4.2 m Ω max I_{D} , 29 A Pulsed I_{D} , 164 A









Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Application Notes:

- Easy-to-use and reliable gate
- Gate Drive ON = 5-5.25 V typical (negative voltage not needed)
- Recommended dead time (half-bridge circuit) ≤ 30 ns for best efficiency
- · Top of FET is electrically connected to source

Questions: Ask a GaN Expert



	Maximum Ratings				
	PARAMETER	VALUE	UNIT		
V	Drain-to-Source Voltage (Continuous)	100	V		
V_{DS}	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150 °C)	120	V		
I _D	Continuous (T _A = 25°C)	29	Α		
	Pulsed (25°C, T _{PULSE} = 300 μs)	164			
VGS	Gate-to-Source Voltage	6	.,,		
	Gate-to-Source Voltage	-4	V		
TJ	Operating Temperature	-40 to 150	°℃		
T _{STG}	Storage Temperature	-40 to 150			

	Thermal Characteristics				
	PARAMETER	TYP	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Case TOP)	1			
$R_{\theta JB}$	R _{OJB} Thermal Resistance, Junction-to-Board (Case BOTTOM)		9C ///		
R _{0JA_JEDEC}	Thermal Resistance, Junction-to-Ambient (using JEDEC 51-2 PCB)	66	°C/W		
R _{0JA_EVB}	Thermal Resistance, Junction-to-Ambient (EPC90153 EVB)	46			

Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated)					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 1 \text{ mA}$	100			V
Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$		0.01	0.1	
Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.02	1.6	mA
Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V, T}_{J} = 125 ^{\circ}\text{C}$		0.05	3.6	
Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.007	1	
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 5.5 \text{ mA}$	0.8	1.1	2.5	V
Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_D = 16 \text{ A}$		3.3	4.2	mΩ
Source-Drain Forward Voltage#	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.6		V
	PARAMETER Drain-to-Source Voltage Drain-Source Leakage Gate-to-Source Forward Leakage Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Gate Threshold Voltage Drain-Source On Resistance	PARAMETERTEST CONDITIONSDrain-to-Source Voltage $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ Drain-Source Leakage $V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$ Gate-to-Source Forward Leakage $V_{GS} = 5 \text{ V}$ Gate-to-Source Forward Leakage# $V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$ Gate-to-Source Reverse Leakage $V_{GS} = -4 \text{ V}$ Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 5.5 \text{ mA}$ Drain-Source On Resistance $V_{GS} = 5 \text{ V}, I_D = 16 \text{ A}$	PARAMETERTEST CONDITIONSMINDrain-to-Source Voltage $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ 100Drain-Source Leakage $V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$ Gate-to-Source Forward Leakage $V_{GS} = 5 \text{ V}$ Gate-to-Source Forward Leakage# $V_{GS} = 5 \text{ V}, T_J = 125 ^{\circ}\text{C}$ Gate-to-Source Reverse Leakage $V_{GS} = -4 \text{ V}$ Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 5.5 \text{ mA}$ 0.8Drain-Source On Resistance $V_{GS} = 5 \text{ V}, I_D = 16 \text{ A}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

 $\mbox{\#}$ Defined by design. Not subject to production test.



Die Size: 2.5 x 1.5 mm

EPC2619 eGaN® FETs are supplied only in passivated die form with solder bars.

Applications

- DC-DC Converters
- Isolated DC-DC Converters
- Sync Rectification
- Battery Chargers, Storage, and Stabilizers
- Solar Optimizers
- · Motor Drive
- Power Tools
- · eBikes and eScooters
- Robots
- DC Servo
- Medical Robots and DC-DC
- Class D Audio
- USB PD 3.1 Chargers
- Point of Load Converters

Benefits

- Ultra High Efficiency
- No Reverse Recovery
- Ultra Low Q_G
- Small Footprint
- Excellent Thermal

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC2619


EPC2619 eGaN® FET DATASHEET

	Dynamic Characteristics $^{\#}$ (T $_{J}$ = 25 $^{\circ}$ C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			1180	1570	
C_{RSS}	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		3.0		
C_{OSS}	Output Capacitance			350	470	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V 0+= F0VV 0V		400		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$		530		
R_{G}	Gate Resistance			0.4		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 16 \text{ A}$		8.5	10.3	
Q_GS	Gate-to-Source Charge			2.2		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 16 \text{ A}$		1.0		
$Q_{G(TH)}$	Gate Charge at Threshold	1.		1.6		nC
Qoss	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		27	31	
Q _{RR}	Source-Drain Recovery Charge			0		

[#] Defined by design. Not subject to production test.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50 V. Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50 V.








Figure 3: R_{DS(on)} vs. V_{GS} for Various Drain Currents





Figure 4: Typical $R_{DS(on)}\, vs.\, V_{GS}\, for\, Various\, Temperatures$



All measurements were done with substrate connected to source.






Figure 5b: Typical Capacitance (Log Scale)




Figure 6: Typical Output Charge and Coss Stored Energy




Figure 7: Typical Gate Charge




Figure 8: Reverse Drain-Source Characteristics






Figure 9: Normalized On-State Resistance vs. Temperature



Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

©2023








Figure 12: Transient Thermal Response Curves





LAYOUT CONSIDERATIONS

GaN transistors generally behave like power MOSFETs, but at much higher switching speeds and power densities, therefore layout considerations are very important, and care must be taken to minimize layout parasitic inductances. The recommended design utilizes the first inner layer as a power loop return path. This return path is located directly beneath the top layer's power loop allowing for the smallest physical loop size. This method is also commonly referred to as flux cancellation. Variations of this concept can be implemented by placing the bus capacitors either next to the high side device, next to the low side device, or between the low and high side devices, but in all cases the loop is closed using the first inner layer right beneath the devices.

A similar concept is also used for the gate loop, with the return gate loop located directly under the turn ON and OFF gate resistors.

Furthermore, to minimize the common source inductance between power and gate loops, the power and gate loops are laid out perpendicular to each other, and a via next to the source pad closest to the gate pad is used as Kelvin connection for the gate driver return path.

The EPC90153 80 V Half-bridge with Gate Drive using EPC2619 implements our recommended vertical inner layout.





Figure 13: Inner vertical layout for power and gate loops from EPC9097

Detailed recommendations on layout can be found on EPC's website: Optimizing PCB Layout with eGaN FETs.pdf

TYPICAL SWITCHING BEHAVIOR

The following typical switching waveforms are captured in these conditions:

- EPC90153 80 V Half-bridge with Gate Drive using EPC2619
- Gate driver: uP1966E with 0.4 Ω /0.7 Ω pull-down/pull-up resistance
- External $R_G(ON) = 1.8 \Omega$, $R_G(OFF) = 0.47 \Omega$
- $V_{IN} = 48 \text{ V}, I_{I} = 20 \text{ A}$






Figure 14: Typical half-bridge voltage switching waveforms

See the EPC90153 80 V Half-bridge with Gate Drive using EPC2619 Quick Start Guide for more information.

TYPICAL THERMAL CONCEPT

The EPC2204 can take advantage of dual sided cooling to maximize its heat dissipation capabilities in high power density designs. Note that the top of EPC FETs are connected to source potential, so for half-bridge topologies the Thermal Interface Material (TIM) needs to provide electrical isolation to the heatsink.

Recommended best practice thermal solutions are covered in detail in How2AppNote012 - How to Get More Power Out of an eGaN Converter.pdf.




Figure 15: Exploded view of heatsink assembly using screws





Figure 16: A cross-section image of dual sided thermal solution


Note: Connecting the heatsink to ground is recommended and can significantly improve radiated EMI

The thermal design can be optimized by using the **GaN FET Thermal Calculator** on EPC's website.



4 mm pitch, 8 mm wide tape on 7" reel





Die orientation dot

ZZZZ

AAAA

619Z


Die is placed into pocket
solder bar side down
(face side down)

	Dimension (mm)			
EPC2619 (Note 1)	Target MIN MAX			
a	8.00	7.90	8.30	
b	1.75	1.65	1.85	
(Note 2)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (Note 2)	2.00	1.95	2.05	
g	1.50	1.50	1.60	
h	0.50	0.45	0.55	
g h				

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



Part		Laser Markings	gs			
Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3			
EPC2619	2619	YYYY	ZZZZ			

DIE OUTLINE

Solder Bump View



	Micrometers			
DIM	MIN Nominal MAX			
Α	2470	2500	2530	
В	1470	1500	1530	
C		250		
d		300		
е		825		
f		1175		
g		1350		


Pad 1 is Gate;

Pads 2,4,6 are Source;

Pads 3, 5 are Drain

RECOMMENDED LAND PATTERN

(units in µm)




DIM	Nominal
Α	2500
В	1500
c1	1155
d1	1330
e	500
f1	230
g1	280
h1	805
j	787.5
k	225
m	250

Pad 1 is Gate; Pads 2,4,6 are Source; Pads 3, 5 are Drain

RECOMMENDED STENCIL DRAWING

(units in μ m)



DIM	Nominal
A	2500
В	1500
c1	1155
d1	1330
e	500
f1	230
f2	210
g1	280
h1	805
j	787.5
k	225
m	250

Recommended stencil should be 4 mil (100 μ m) thick, must be laser cut, openings per drawing.

The corner has a radius of R60.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

ADDITIONAL RESOURCES AVAILABLE

Solder mask defined pads are recommended for best reliability.




Figure 17: Solder mask defined versus non-solder mask defined pad




Figure 18: Effect of solder mask design on the solder ball symmetry

- Assembly resources https://epc-co.com/epc/Portals/0/epc/documents/product-training/Appnote_GaNassembly.pdf
- Library of Altium footprints for production FETs and ICs https://epc-co.com/epc/documents/altium-files/EPC%20Altium%20Library.zip (for preliminary device Altium footprints, contact EPC)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\circ}\ is\ a\ registered\ trademark\ of\ Efficient\ Power\ Conversion\ Corporation.$

EPC Patent Listing: https://epc-co.com/epc/about-epc/patents

Information subject to change without notice. Revised November, 2023