EPC7020 – Rad Hard Power Transistor

 V_{DS} , 200 V $R_{DS(on)}$, 11 m Ω max I_{D} , 170 A 95% Pb / 5% Sn Solder









Rad Hard eGaN® transistors have been specifically designed for critical applications in the high reliability or commercial satellite space environments. GaN transistors offer superior reliability performance in a space environment because there are no minority carriers for single event, and as a wide band semiconductor there is less displacement for protons and neutrons, and additionally there is no oxide to breakdown. These devices have exceptionally high electron mobility and a low temperature coefficient resulting in very low $R_{\text{DS(on)}}$ values. The lateral structure of the die provides for very low gate charge (Q_{G}) and extremely fast switching times. These features enable faster power supply switching frequencies resulting in higher power densities, higher efficiencies and more compact designs.

| Maximum Ratings | | | | | |
|------------------|---|------------|------|--|--|
| | PARAMETER | VALUE | UNIT | | |
| V | Drain-to-Source Voltage (Continuous) | 200 | V | | |
| V _{DS} | Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C) | 240 | | | |
| I _D | Continuous | 39 | Δ. | | |
| | Pulsed (25°C, T _{PULSE} = 300 μs) | 170 | Α | | |
| V _{GS} | Gate-to-Source Voltage | 6 | V | | |
| | Gate-to-Source Voltage | -4 | | | |
| TJ | Operating Temperature | -55 to 150 | °C | | |
| T _{STG} | Storage Temperature | -55 to 150 | | | |

| Thermal Characteristics | | | | | |
|-------------------------|--|-----|----------|--|--|
| | PARAMETER | TYP | UNIT | | |
| $R_{\theta JC}$ | Thermal Resistance, Junction to Case | 0.4 | | | |
| $R_{\theta JB}$ | Thermal Resistance, Junction to Board | 2 | 0C // // | | |
| R _{0JA_JEDEC} | Thermal Resistance, Junction to Ambient (using JEDEC 51-2 PCB) | 53 | °C/W | | |
| R _{0JA_EVB} | Thermal Resistance, Junction to Ambient (EPC9048C EVB) | 26 | | | |

| Static Characteristics ($T_j = 25^{\circ}$ C unless otherwise stated) | | | | | | |
|--|---------------------------------|---|-----|-------|-----|------|
| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| BV _{DSS} | Drain-to-Source Voltage | $V_{GS} = 0 \text{ V, I}_{D} = 0.4 \text{ mA}$ | 200 | | | ٧ |
| I _{DSS} | Drain-Source Leakage | $V_{GS} = 0 \text{ V}, V_{DS} = 200 \text{ V}$ | | 10 | 400 | μΑ |
| | Gate-to-Source Forward Leakage | $V_{GS} = 5 V$ | | 0.01 | 0.5 | |
| I _{GSS} | Gate-to-Source Forward Leakage# | $V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$ | | 0.1 | 1.2 | mA |
| | Gate-to-Source Reverse Leakage | $V_{GS} = -4 V$ | | 0.005 | 0.1 | |
| V _{GS(TH)} | Gate Threshold Voltage | $V_{DS} = V_{GS}$, $I_D = 7 \text{ mA}$ | 0.8 | 1.4 | 2.5 | V |
| R _{DS(on)} | Drain-Source On Resistance | $V_{GS} = 5 \text{ V}, I_D = 30 \text{ A}$ | | 8 | 11 | mΩ |
| V_{SD} | Source-Drain Forward Voltage# | $I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$ | | 1.7 | | V |

[#] Defined by design. Not subject to production test.



Die size: 4.6 x 2.6 mn

EPC7020 eGaN® FETs are supplied only in passivated die form with solder bumps.

Applications

- Space applications: DC-DC power, motor drives, lidar, ion thrusters
- Commercial satellite EPS & avionics
- Deep space probes
- · High frequency rad hard DC-DC conversion
- Rad hard motor drives

Features

- Ultra high efficiency
- Ultra low $\rm R_{DS(on)},\, Q_{G},\, Q_{GD}\, Q_{OSS},$ and 0 $\rm Q_{RR}$
- Ultra small footprint
- Light weight
- Total dose
- Rated > 1 Mrad
- · Single event
- \circ SEE immunity for LET of 85 MeV/(mg/cm²) with $\rm V_{DS}$ up to 100% of rated breakdown
- Neutron
- Maintains pre-rad specification for up to 3 x 10¹⁵ neutrons/cm²

Benefits

 Superior radiation and electrical performance vs. rad hard MOSFETs: Smaller, lighter, greater radiation hardness

Scan QR code or click link below for more information including reliability reports, device models, demo boards!



https://l.ead.me/EPC7020

| Dynamic Characteristics $^{\#}$ (T _J = 25 $^{\circ}$ C unless otherwise stated) | | | | | | |
|--|---|--|-----|------|-----|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| C _{ISS} | Input Capacitance | | | 1137 | | |
| C_{RSS} | Reverse Transfer Capacitance | $V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$ | | 2.6 | | |
| Coss | Output Capacitance | | | 494 | | pF |
| C _{OSS(ER)} | Effective Output Capacitance, Energy Related (Note 1) | V -0+0100VV -0V | | 592 | | |
| C _{OSS(TR)} | Effective Output Capacitance, Time Related (Note 2) | $V_{DS} = 0 \text{ to } 100 \text{ V}, V_{GS} = 0 \text{ V}$ | | 756 | | |
| R_{G} | Gate Resistance | | | 1.3 | | Ω |
| Q_{G} | Total Gate Charge | $V_{DS} = 100 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 30 \text{ A}$ | | 11.7 | | |
| Q_{GS} | Gate-to-Source Charge | | | 3.5 | | |
| Q_{GD} | Gate-to-Drain Charge | $V_{DS} = 100 \text{ V}, I_D = 30 \text{ A}$ | | 2.2 | | |
| $Q_{G(TH)}$ | Gate Charge at Threshold | | | 2.1 | | nC |
| Q _{OSS} | Output Charge | $V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$ | | 76 | | |
| Q _{RR} | Source-Drain Recovery Charge | | | 0 | | |

 $[\]mbox{\#}$ Defined by design. Not subject to production test.

Figure 1: Typical Output Characteristics at 25°C




Figure 3: $R_{DS(on)}$ vs. V_{GS} for Various Currents




Figure 2: Typical Transfer Characteristics





Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures




Note 1: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}. Note 2: $C_{OSS(IR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}. All measurements were done with substrate connected to source.

10000

0





1000 Capacitance (pF) 100 $\mathsf{C}_{\mathsf{OSS}} = \mathsf{C}_{\mathsf{GD}} + \mathsf{C}_{\mathsf{SD}}$ $C_{ISS} = C_{GD} + C_{GS} \\$ $C_{RSS} \! = \! C_{GD}$ 10

100


V_{DS} – Drain-to-Source Voltage (V)

150

200

Figure 5b: Typical Capacitance (Log Scale)

Figure 6: Typical Output Charge and Coss Stored Energy






Figure 8: Reverse Drain-Source Characteristics




Figure 9: Normalized On-State Resistance vs. Temperature 2.5 Normalized On-State Resistance – R_{DS(on)} $I_{D} = 30 \text{ A}$ 2.0 $V_{GS} = 5 V$ 1.5 1.0 0.5

0

25

50

75

T_J – Junction Temperature (°C)

100

125


150

Note: Negative gate drive voltage increases the reverse drain-source voltage. EPC recommends 0 V for OFF.

EPC — POWER CONVERSION TECHNOLOGY LEADER |

EPC-CO.COM

©2023








Figure 12: Transient Thermal Response Curves




t₁, Rectangular Pulse Duration, seconds



t₁, Rectangular Pulse Duration, seconds

EPC7020 eGaN® FET DATASHEET

TAPE AND REEL CONFIGURATION




| | Dimension (mm) | | |
|-------------------|----------------|-------|-------|
| EPC7020 (Note 1) | Target | MIN | MAX |
| a | 12.00 | 11.90 | 12.30 |
| b | 1.75 | 1.65 | 1.85 |
| c (Note 2) | 5.50 | 5.45 | 5.55 |
| d | 4.00 | 3.90 | 4.10 |
| e | 8.00 | 7.90 | 8.10 |
| f (Note 2) | 2.00 | 1.95 | 2.05 |
| g | 1.50 | 1.50 | 1.60 |

Die is placed into pocket solder bump side down (face side down)


Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS



| Dout | | Laser Markings | |
|----------------|--------------------------|---------------------------------|---------------------------------|
| Part Number | Part # Marking Line 1 | Lot_Date Code Marking Line 2 | Lot_Date Code Marking Line 3 |
| EPC7020 | 7020 | YYYY | ZZZZ |




| DIM | Micrometers | | | |
|-----|-------------|---------|------|--|
| DIM | MIN | Nominal | MAX | |
| Α | 4570 | 4600 | 4630 | |
| В | 2570 | 2600 | 2630 | |
| c | 1000 | 1000 | 1000 | |
| d | 500 | 500 | 500 | |
| e | 285 | 300 | 315 | |
| f | 332 | 369 | 406 | |

Pads 1 and 2 are Gate;

Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain; Pads 3, 4, 10, 11, 12, 13, 14, 20, 21, 22, 23, 24 are Source

Note: Substrate (top side) connected to Source

RECOMMENDED LAND PATTERN (units in µm)



Land pattern is solder mask defined

Pads 1 and 2 are Gate; Pads 5, 6, 7, 8, 9, 15, 16, 17, 18, 19 are Drain; Pads 3, 4, 10, 11, 12, 13, 14, 20, 21, 22, 23, 24 are Source

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice.
Revised February 2023